 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| 74LVC4245APW資料 | |
|
74LVC4245APW PDF Download |
|
File Size : 116 KB
Manufacturer:NXP Description:The output and reset of the integrators is controlled by a 64-bit shift register and reset logic. An output cycle is initiated by clocking in a logic 1 on SI for one positive going clock edge (see Figures1 and 2)†. As the SI pulse is clocked through the 64-bit shift register, the charge on the sampling capacitor of each pixel is sequentially connected to a charge-coupled output amplifier that generates a voltage output, AO. When the bit position goes low, the pixel integrator is reset. On the 65th clock rising edge, the SI pulse is clocked out of the shift register and the output assumes a high-impedance state. Note that this 65th clock pulse is required to terminate the output of the 64th pixel and return the internal logic to a known state. A subsequent SI pulse can be presented as early as the 66th clock pulse, thereby initiating another pixel output cycle. |
|
| 相關型號 | |
| ◆ PMEG10020AELRX | |
| ◆ PESD1LIN | |
| ◆ PESD1CAN | |
| ◆ BTA08-600C | |
| ◆ L6562ADTR | |
| ◆ SPX2954M3-L-3-3 | |
| ◆ 88E6176-A1-TFJ2C000 | |
| ◆ LTV-247 | |
| ◆ 74HC573PW | |
| ◆ 74HC273PW | |
| 1PCS | 100PCS | 1K | 10K | ||
| 價 格 | |||||
|
型 號：74LVC4245APW 廠 家：NXP 封 裝：TSSOP-24 批 號：20+ 數 量：7000 說 明： 原廠原裝現貨，歡迎來電咨詢，亓玉迪 15618836863 |
|||||
|
運 費： 所在地： 新舊程度： |
|||||
| 聯系人：亓玉迪 |
| 電 話：021-61316368 |
| 手 機：15618836863 |
| QQ：617677003 |
| MSN：shymdz@outlook.com |
| 傳 真：021-64560311 |
| EMail：617677003@qq.com |
| 公司地址： 上海市寶山區大場鎮錦秋路699弄錦秋花園1828號 |
|
電話13681678667 |
